



Kasarani Campus  
Off Thika Road  
Tel. 2042692 / 3  
P. O. Box 49274, 00100  
NAIROBI  
Westlands Campus  
Pamstech House  
Woodvale Grove  
Tel. 4442212  
Fax: 4444175

**KIRIRI WOMENS' UNIVERSITY OF SCIENCE AND TECHNOLOGY  
UNIVERSITY EXAMINATION, 2016/2017 ACADEMIC YEAR  
FIRST YEAR, SECOND SEMESTER EXAMINATION  
FOR THE DEGREE OF BACHELOR OF SCIENCE  
(COMPUTER SCIENCE)**

Date: 16<sup>th</sup> August, 2016.  
Time: 11.00am – 1.00pm

**KCS 103 - INTRODUCTION TO COMPUTER ORGANIZATION**

**INSTRUCTIONS TO CANDIDATES**

**ANSWER QUESTION ONE (COMPULSORY) AND ANY OTHER TWO QUESTIONS**

**QUESTION ONE (30 MARKS)**

- a) Define an instruction set and explain four functions of a complete instruction set. (6 Marks)
- b) Distinguish between computer architecture and organization and provide relevant examples. (6 Marks)
- c) Evaluate the following expressions, giving the answer in hexadecimal.
- i)  $2170_8 + 1C3_{16}$ .
- ii)  $3AE_H + 7253_8$ . (6 Marks)
- d) Using two's complement, compute  $-25_{10} - 39_{10}$ . (4 Marks)
- c) Using an appropriate Von Neumann diagram, explain how the CPU performs the addition of two numbers. (8 Marks)

**QUESTION TWO (20 MARKS)**

- a) Describe the assembly language syntax. (6 Marks)
- b) Distinguish the following ;
- i) Write through and write back system. (4 Marks)
- ii) Memory Address Register and Memory Buffer Register. (4 Marks)

- c) An instruction cycle is the basic operation cycle of a computer. Using a well labeled diagram, explain the concept of the Instruction cycle. (6 Marks)

**QUESTION THREE (20 MARKS)**

- a) Discuss four differences between SRAM and DRAM. (4 Marks)
- b) Explain five differences between CISC and RISC computing. (10 Marks)
- c) Distinguish unified cache and split cache, stating their effect on miss ratio and bandwidth. (6 Marks)

**QUESTION FOUR (20 MARKS)**

- a) Explain any three principles of Von Neumann architecture . (3 Marks)
- b) Describe four types of Read Only Memories (ROMS) (4 Marks)
- c) *Acache* is used by the central processing unit (CPU) of a computer to reduce the average time to access *memory*. Describe three common organizations for cache placement. (6 Marks)
- d) Describe the fields of the Processor Status Word (PSW) register (7 Marks)

**QUESTION FIVE (20 MARKS)**

- a) Describe three basic input/ output techniques. (6 Marks)
- b) With the aid of a diagram, explain the Central processing unit (CPU) pins. (8 Marks)
- c) Explain three goals of computer hierarchy. (3 Marks)
- d) Describe three categories of I/O devices (3 Marks)